您好,欢迎来到中国测试科技资讯平台!

首页> 《中国测试》期刊 >本期导读>基于FPGA的智能高精度频率测量设计

基于FPGA的智能高精度频率测量设计

2796    2016-01-18

免费

全文售价

作者:王彦东, 邵英, 王黎明, 肖雄波

作者单位:海军工程大学电气与信息工程学院, 湖北 武汉 430033


关键词:仪器仪表技术; 双同步测频法; FPGA; 频率


摘要:

为提高频率测试的精度和智能化程度,减少测试时间,提出一种基于FPGA的依据待测信号频率智能选择测试方案的频率测量方法。利用控制时钟和待测信号通过门电路延时产生的脉冲触发闸门信号,对待测信号频率精确测量进行理论分析、电路仿真以及FPGA硬件实现。仿真和测试结果表明:该方法能够依据待测信号自适应选择测试方案,提高测试精度,降低时间,很大程度上减少人工参与。


Design of intelligent precision frequency measurement based on FPGA

WANG Yan-dong, SHAO Ying, WANG Li-ming, XIAO Xiong-bo

Institute of Electrical and Information Engineering, Navy University of Engineering, Wuhan 430033, China

Abstract: For improving the accuracy and intellectualization of the frequency and minimizing test time, a method to measure the frequency based on the signal to be measured which can choose the testing program intelligently was proposed. By controlling the signal generated by the clock and the test signal through the gate delay combining FPGA and gates 74LS series, the frequency of the signal to be measured can conduct theoretical analysis, circuit simulation and FPGA hardware implementation. Simulation and test results show that this method can solve the problem of measurement accuracy and adaptively select testing program based on the measured signal for improving precision, reducing the time requirements, reducing the labor involved in largely.

Keywords: instrumentation technology; dual synchronous; FPGA; frequency

2014, 40(4): 119-123  收稿日期: 2013-7-29;收到修改稿日期: 2013-9-24

基金项目: 

作者简介: 王彦东(1990-),男,河南西华县人,硕士研究生,专业方向为电能质量检测。

参考文献

[1] Ryszard S, Jozef K. Interpolating time counter with 100 ps resolution on a single FPGA device[J]. IEEE Trans.on Instrumentation and Measurement,2000,49(4):879-882.
[2] Jozef K, Ryszard S, Ryszard P. Single-chip interpolating timecounter with 200 ps resolution and 43 ps range[J].IEEE Trans. on Instrumentation and Measurement,1997,46(4):85l-856.
[3] 谢浪清. 高速等精度频率测量的研究[J]. 中国科技信息,2006(15):304-305.
[4] 夏宇闻. Verilog数字系统设计教程[M]. 北京:北京航空航天大学出版社,2008.
[5] 韩雪峰,黄焱,杨涛. 基于PCI总线的高速数据采集接口的设计与实现[J]. 微计算机信息,2005(8):71-73.
[6] Walter Oneey. Programming the microsoft windows driver model[M]. Microsoft Press,2003.
[7] 陈光禹. 现代测试技术[M]. 成都:电子科技大学出版社,2002.
[8] 王慧. 基于FPGA高速高精度频率测量系统的实现[J]. 传感器世界,2006(1):27-29.
[9] 侯聪灵,赵文龙. 基于EDA技术的数字频率计的设计[J].现代电子技术,2009,32(11):304-305.
[10] 王海,周渭,刘畅生,等. 一种新的短时间间隔测量方法[J].西安电子科技大学学报,2008(2):267-271.
[11] 方易圆,邓琛. 等精度频率计的FPGA设计[J]. 测控技术,2012,31(10):1-4.
[12] 李卫兵,李道通,胡波,等. 基于FPGA的多功能频率计的设计[J]. 电子设计工程,2012,20(20):164-167.